Modeling and Analysis of High-Frequency Microprocessor Clocking Networks