Modeling and Algorithms to Simplify Complex Multi-Clock/Edge Timing Constraints in High Performance Synchronous Digital Circuits