Using Hard Macros to Accelerate FPGA Compilation for Xilinx FPGAs