Cache design and timing analysis for preemptive multi-tasking real-time uniprocessor systems