Analysis of defects and fault models in embedded spin transfer torque (STT) MRAM arrays